BULLETIN NO. 1164 March 16, 1970

PRELIMINARY INFORMATION '70

SELF-SCAN™ PANEL DISPLAY

16 POSITION NUMERIC

MODEL

SSD1000 -0010

The model SSD1000-0010 SELF-SCAN panel display is a single row, sixteen-position display with associated drive electronics, packaged in a housing with an integral bezel. The display has a repertoire of sixteen characters. Each character is displayed in a five-by-seven dot matrix format with two columns of space between each character. Each character is defined by a positive logic four bit code.

The display operates in a scanning mode, scanning from left to right, one full column at a time. Seven clock pulses must be provided for each character position. The appropriate four bit code must be present during the first five clock pulses of each character position. After the last character is displayed a reset pulse must be generated to initiate a new scan. A new scan may be initiated before the last character, at any time during the scan, by generating a reset pulse. This, however, must be done only on a low duty cycle basis. Generating the reset pulse prior to the sixteenth character position increases the duty cycle of the positions used, thereby changing their aging characteristics. When operating in this mode, the reset pulse must be held a minimum of $2t_1$ us. The recommended method of displaying less than the full sixteen character positions is to supply a blank code for the undesired positions.

The following signals are required for proper operation: (See Figure 4)

Clock Input — Seven clock pulses must be supplied for each display position.

Data Inputs — A four bit code must be present at the data input terminals during the first five clock pulses of each character position.

Reset Input — One reset pulse must be supplied after each complete scan or after the last character to be displayed.



Figure 1. OUTLINE DRAWING

For further information write to Burroughs Corporation, Electronic Components Division, Box 1226, Plainfield, New Jersey 07061.

ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Parameter	Value
Positive Logic Supply Voltage, V_{CC}	5.25V	Reset Input, Positive, $V_R(1)$	6.0V
Negative Logic Supply Voltage, V_{GG}	−12.6V	Reset Input, Negative, $V_R(0)$	−0.5V
Display Supply Voltage, V_B+	262.5V	Operating Temperature, High	50°C
Data Input Voltage, Positive, $V_D(1)$	(V_{CC}+0.3V)	Operating Temperature, Low	0°C
Data Input Voltage, Negative, $V_D(0)$	V_{GG}	Storage Temperature, High	75°C
Clock Input, Positive, $V_{CL}(1)$	6.0V	Storage Temperature, Low	0°C
Clock Input, Negative, $V_{CL}(0)$	−0.5V		

Burroughs

ELECTRICAL CHARACTERISTICS (See Notes 1 and 2)

Data Input	
Logic "1" voltage, $V_D(1)$	$(V_{CC}-1V)$ to V_{CC}
Logic "0" voltage, $V_D(0)$	−7.0 to 0.6V
Logic "1" current, $I_D(1)$ (Note 3)	−10 to 10 ua
Logic "0" current, $I_D(0)$ (Note 3)	−10 to 10 ua
Duration (Note 4)	$5t_1$ us min
Clock Input	
Logic "1" voltage, $V_{CL}(1)$	2.0V to V_{CC}
Logic "0" voltage, $V_{CL}(0)$	0 to 0.8V
Logic "1" current, $I_{CL}(1)$ (V_{CL}=4.0V)	10 ua max
Logic "0" current, $I_{CL}(0)$ (V_{CL}=0.45V)	−1.6ma max
Period, t_1	125 to 150 us
Logic "0" voltage duration	20 to (t_1-20) us

Reset Input	
Logic "1" voltage, $V_R(1)$	2.0V to V_{CC}
Logic "0" voltage, $V_R(0)$	0 to 0.8V
Logic "1" current, $I_R(1)$ (V_R=4.0V)	10 ua max
Logic "0" current, $I_R(0)$ (V_R=0.45V)	−1.6ma max
Pulse Width, t_2	20 to $3t_1$ us
Reset Time, t_3 (Note 5, 6)	t_1 to $3t_1$ us
Required Power (Note 7)	
Positive Logic Supply, V_{CC}	4.75 to 5.25V
Negative Logic Supply, V_{GG}	−11.4 to −12.6V
Display Power Supply, V_{B+}	237.5 to 262.5V
Positive Logic Supply Current, I_{CC}	140ma max
Negative Logic Supply Current, I_{GG}	−75ma max
Display Power Supply Current, I_{B+}	30 ma max

ENVIRONMENTAL AND MECHANICAL CHARACTERISTICS

Operating Temperature (Free Air) (Note 8)	0 to 50°C
Storage Temperature	0 to 75°C
Relative Humidity (no condensation at 50°C)	0 to 85%

OPTICAL CHARACTERISTICS

Character Height	0.40 inches nom	Viewing Angle, Horizontal	124° min
Character Width	0.28 inches nom	Viewing Angle, Vertical	113° min
Min. Light Output per Dot (Note 9)	50 ft.-L	Dot Diameter	0.036 inches nom
Contrast Ratio	Note 10	Center-to-center Spacing	0.060 inches nom
		Light Spectrum (Note 11)	Neon Orange

PIN	DESIGNATION	PIN	DESIGNATION
1	Binary 1	A	Binary 2
2	Binary 4	B	Binary 8
3	V_{GG}	C	Clock
4	Reset	D	V_{CC}
5	Not Used	E	Not Used
6	V_{B+}	F	Ground

KEYWAY LOCATED BETWEEN PINS 1 AND 2
(See Figure 6)

Figure 2. PIN CONNECTIONS

BINARY INPUT	CHARACTER	BINARY INPUT	CHARACTER
0	0	8	8
1	1	9	9
2	2	10	+
3	3	11	−
4	4	12	.
5	5	13	E
6	6	14	,
7	7	15	(BLANK)

Figure 3. TRUTH TABLE



Figure 4. TIMING DIAGRAM



Figure 5. BLOCK DIAGRAM



Figure 6. SR-126 CONNECTOR



PANEL CUT OUT FOR THRU PANEL MOUNTING



THRU PANEL MOUNTING



PANEL CUT OUT FOR REAR-OF-PANEL MOUNTING



REAR PANEL MOUNTING

Figure 7. MOUNTING DIAGRAMS



Figure 8. CHARACTER FORMAT (Actual Size)

DEFINITION OF TERMS

t_1	Clock Period
t_2	Width of reset pulse
t_3	Reset time, time between reset pulse
V_{CC}	Positive logic supply voltage
V_{GG}	Negative logic supply voltage
V_B+	Display Supply Voltage
$V_D(1)$ [$V_D(0)$]	Voltage necessary to ensure a logic "1" ["0"] level at a [illegible]t
$V_{CL}(1)$ [$V_{CL}(0)$]	Voltage necessary to ensure a logic "1" ["0"] level at th[illegible]ut
$V_R(1)$ [$V_R(0)$]	Voltage necessary to ensure a logic "1" ["0"] level at t[illegible]t
I_{CC}	Positive logic supply current
I_{GG}	Negative logic supply current
I_B+	Display supply current
$I_D(1)$ [$I_D(0)$]	Current through the data input terminals when at a logic "1" [illegible] level
$I_{CL}(1)$ [$I_{CL}(0)$]	Current through the clock input terminal wh[illegible]n a[illegible] logic "1" [illegible] level
$I_R(1)$ [$I_R(0)$]	Current through the reset terminal when at a logic "1" ["0"] [illegible]

NOTES

1. All currents into the unit are defined as positive.
2. All limits apply over the operating temperature range and the power supply variation range.
3. Applies for $-5V < V_D < 5V$.
4. The data must remain in a quiescent state for the first five clock periods of each character position.
5. For optimum panel life, the reset time should not exceed one clock period.
6. While the reset input is going from a logic "0" level to a logic "1" level, there is a time interval during which the clock input must not start to go through a positive to negative transition. This interval extends from 1 us before the reset input reaches the maximum $V_R(0)$ to 1 us after it reaches the minimum $V_R(1)$.
7. The display utilizes only the voltage specified herein and does not require or generate any others.
8. Operating at low temperature is not recommended as this may result in shortened tube life.
9. This is time averaged light output of any energized cell. An energized cell is normally operated at a duty cycle of less than one percent. Therefore, the peak light output is one hundred times greater than the value indicated. Luminance is measured using a Gamma Scientific Model 20 20 Photometer mounted normal to an unfiltered panel operating at normal operating conditions. A 0.050" diameter optical pickup is used to integrate the light from the cell cavity. The luminance measurement is referenced to the light output of a calibrated light source, masked by an aperture of the same nominal diameter as the cavity under test.
10. A suitable nonreflective matte filter is supplied with the display package which enhances the contrast ratio.
11. As an option, provision has been made to allow incorporation of color filters to alter the apparent color of the display.
12. The first clock pulse after the reset input goes to the logic "1" level must not occur less than t_1 us after the end of the last character position.
13. The reset input may be lowered at any time during the interval indicated by Δ (Figure 2 and 3). The t_3 time must be measured from the negative going edge of the reset input. $\Delta = 1t_1$us.
14. The clock input after the sixteenth character position can be eliminated if the reset input is lowered at the time the clock input would normally be lowered.

PRINTED IN U.S.A.

BULLETIN NO. 1167 Effective March 16, 1970

PRELIMINARY INFORMATION '70

SELF-SCAN™ PANEL DISPLAY

16 POSITION ALPHANUMERIC WITH MEMORY

MODEL
SSD1000 -0040

The mod 1000-0040 SELF-SCAN panel display is a single row, six en-position display with associated drive electronics, packaged in a housing with an integral bezel. The display has a repertoire of sixty-four characters and contains a refresh memory. Each character is displayed in a five-by-seven dot matrix format with mms of space between characters. Each character is positive logic six bit code.

T tes in a scanning mode entering characters fro The characters are entered sequentially. The appro de must be present one full scan time for each entry will continue in order, entering a total of 16 charac number 17 will be entered in the display the first character on the left. The display pl me during the 16 character cycle by ignal at the clear line for one scan

Figu

Figure A

d for proper operation: (See Fig-

de must be present at the data in- f 20 ms after the initiation of the play position.

lata present pulse must be generated itiation of the data inputs.

nust be present at the clear input ms to clear the display.

disable input is a switch closure to blanked at any time by opening this ut has no effect on the memory por-



Figure 1. OUTLINE DRAWING

For further information write to Burroughs Corporation, Electronic Components Division, Box 1226, Plainfield, New Jersey 07061.

ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Parameter	Value
tive Logic Supply Voltage, V_{CC}	5.25V	Clear Input, Positive, $V_K(1)$	6.0V
gative Logic Supply Voltage, V_{GG}	−12.6	Clear Input, Negative, $V_K(0)$	−0.5V
play Supply Voltage, V_B+	262.5V	Blank Disable Voltage, Positive, $V_B(1)$	6.0V
ata Input Voltage, Positive, $V_D(1)$	6.0V	Blank Disable Voltage, Negative, $V_B(0)$	−0.5V
Data Input Voltage, Negative, $V_D(0)$	−0.5V	Operating Temperature, High	50°C
Data Present Input, Positive, $V_{DP}(1)$	6.0V	Operating Temperature, Low	0°C
Data Present Input, Negative, $V_{DP}(0)$	−0.5V	Storage Temperature, High	75°C
		Storage Temperature, Low	0°C

Burroughs

ELECTRICAL CHARACTERISTICS (See Notes 1 and 2, Figure 2)

Data Input	
Logic "1" voltage, $V_D(1)$	2.0V to V_{CC}
Logic "0" voltage, $V_D(0)$	0 to 0.8V
Logic "1" current, $I_D(1)$ (V_D=4.0V)	10 ua max
Logic "0" current, $I_D(1)$ (V_D=0.45V)	−10 to −1.6ma
Duration, t_1 (Note 3)	20ms min
Data Present Pulse	
Logic "1" voltage, $V_{DP}(1)$	2.0V to V_{CC}
Logic "0" voltage, $V_{DP}(0)$	0 to 0.8V
Logic "1" current, $I_{DP}(1)$ (V_{DP}=4.0V)	30 ua max
Logic "0" Current, $I_{DP}(0)$ (V_{DP}=0.45V)	−3.2ma max
Pulse Width, t_3	5 us min
Duration Logic one state, t_2	5 us min
Access Time (t_2+t_3)	$t_1$ms min

Clear Pulse	
Logic "1" voltage, $V_K(1)$	2.0V to V_{CC}
Logic "0" voltage, $V_K(0)$	0 to 0
Logic "1" current, $I_K(1)$ (V_K=4.0V)	10 ua
Logic "0" current, $I_K(0)$ (V_K=0.45V)	−1.6
Duration, t_1	20n
Blank Disable Input	
Logic "1" voltage, $V_B(1)$	0V to V_{CC}
Logic "0" voltage, $V_B(0)$	0.8V
Logic "1" current, $I_B(1)$ (V_B=4.0V)	ua
Logic "0" current, $I_B(0)$ (V_B=0.45V	1.6ma
Required Power (Note 4)	
Positive logic supply, V_{CC}	4.75 to 5.25V
Negative logic supply, V_{GG}	11.4 to −12.6V
Display power supply, V_B+	37.5 to 262.5V
Positive logic supply current, I	ma max
Negative logic supply current	max
Display power supply curren	

ENVIRONMENTAL AND MECHANICAL CHARACTERIS

Operating Temperature (Free Air) Note 5	0 to
Storage Temperature	0 to 7
Relative Humidity (no condensation at 50°C)	0 to 8

ta input
ata present nput
ear input

1" ["0"] level
ogic "1" ["0"] level
el
able input
["0"]

OPTICAL CHARACTERISTICS

Character Height	0.40 inches nom
Character Width	0.28 inches nom
Min. Light Output per Dot (Note 6)	50 ft-L min
Contrast Ratio	Note 7

Viewing Angle, Horizontal	124° min
Viewing Angle, Vertical	113° min
Dot Diameter	0.036 inches nom
Center-to-center Spacing	0.060 inches nom
Light Spectrum (Note 8)	Neon Orange

TO BE SUPPLIED

Figure 2. PIN CONNECTIONS



Figure 3. TIMING DIAGRAM



Figure 4. BLOCK DIAGRAM

BINARY INPUT	CHAR.	BINARY INPUT	CHAR.
0	@	32	(BLANK)
1	A	33	!
2	B	34	"
3	C	35	#
4	D	36	$
5	E	37	%
6	F	38	&
7	G	39	'
8	H	40	(
9	I	41	)
10	J	42	*
11	K	43	+
12	L	44	,
13	M	45	-
14	N	46	.
15	O	47	/
16	P	48	ø
17	Q	49	1
18	R	50	2
19	S	51	3
20	T	52	4
21	U	53	5
22	V	54	6
23	W	55	7
24	X	56	8
25	Y	57	9
26	Z	58	:
27	[	59	;
28	∿	60	<
29	]	61	=
30	{	62	>
31	}	63	?

Figure 5. TRUTH TABLE



PANEL CUT OUT FOR THRU PANEL MOUNTING



THRU PANEL MOUNTING



PANEL CUT OUT FOR REAR-OF-PANEL MOUNTING



REAR PANEL MOUNTING

Figure 6. MOUNTING DIAGRAM



Figure 7. CHARACTER FORMAT (Actual Size)

DEFINITION OF TERMS

t_1	Scan Period
t_2	Logic "1" duration of data present pulse
t_3	Width of data present pulse
V_{CC}	Positive Logic Supply Voltage
V_{GG}	Negative Logic Supply Voltage
V_B+	Display Supply Voltage
$V_D(1)$ [$V_D(0)$]	Voltage necessary to ensure a logic "1" ["0"] level at a data input
$V_{DP}(1)$ [$V_{DP}(0)$]	Voltage necessary to ensure a logic "1" ["0"] level at the data present input
$V_K(1)$ [$V_K(0)$]	Voltage necessary to ensure a logic "1" ["0"] level at the clear input
I_{CC}	Positive Logic Supply Current
I_{GG}	Negative Logic Supply Current
I_B+	Display Supply Current
$I_D(1)$ [$I_D(0)$]	Current through the data input terminals when at a logic "1" ["0"] level
$I_{DP}(1)$ [$I_{DP}(0)$]	Current through the data present input terminal when at a logic "1" ["0"] level
$I_K(1)$ [$I_K(0)$]	Current through the clear terminal when at a logic "1" ["0"] level
$V_B(1)$ [$V_B(0)$]	Voltage necessary to ensure a logic "1" ["0"] level at the blank disable input
$I_B(1)$ [$I_B(0)$]	Current through the blank disable input terminal when at logic "1" ["0"] level

NOTES

1. All currents into the unit are defined as positive.
2. All limits apply over the operating temperature range and the power supply variations range.
3. The data must remain in a quiescent state for 20ms for each character position.
4. The display utilizes only the voltages specified herein and does not require or generate any others.
5. Operation at low temperatures is not recommended as this may result in shortened tube life.
6. This is time averaged light output of any energized cell. An energized cell is normally operated at a duty cycle of less than one percent. Therefore, the peak light output is one hundred times greater than the value indicated. Luminance is measured using a Gamma Scientific Model 2020 Photometer mounted normal to an unfiltered panel operating at normal operating conditions. A 0.050" diameter optical pickup is used to integrate the light from cell cavity. The luminance measurement is referenced to the light output of a calibrated light source, masked by an aperture of the same nominal diameter as the cavity under test.
7. A suitable nonreflective matte filter is supplied with the display package which enhances the contrast ratio.
8. As an option, provision has been made to allow incorporation of color filters to alter the apparent color of the display.

PRINTED IN U.S.A.

'70

BULLETIN NO. S101

Burroughs

Application Notes

SELF-SCAN™ PANEL DISPLAY THEORY OF OPERATION

INTRODUCTION

SELF-SCAN is a trademark of Burroughs Corporation which identifies a new generation of panel displays capable of satisfying the display needs of systems requiring 10 to 600 or more character positions of information readout. These displays, such as the 16/18 character model shown in Figure 1, are capable of displaying numeric, alphanumeric or graphic information in a dot matrix format at low cost.

Experiments with matrix type gas discharge dates back to the early 1950's. None of these early displays achieved commercial success because they all required complex and expensive drive electronics. Burroughs, realizing the limitations of earlier attempts, has developed a unique new form of gas discharge display which eliminates as much as 90% of the addressing electronics by incorporating the X axis addressing function within the display panel geometry.

A variety of SELF-SCAN panel displays are currently available, however, because the theory of operation is basically the same for all of the units, this brochure is written around the 16/18 digit alphanumeric panel.

Figure 1. 18 DIGIT ALPHANUMERIC PANEL

DESCRIPTION

The SELF-SCAN panel display discussed in this brochure is capable of displaying any intelligence adaptable to a dot matrix format. The panel consists of 112 columns with each column containing 7 glow cavities. One column is used for panel reset and is not visible from the display side of the panel. The display is 7 glow cavities (dots) high (1 column) by 111 columns long. This area is sufficient to display 22 characters in a 4 dot wide x 7 dot high matrix with one column of space between characters, 18 characters in 5 x 7 dot matrix with one column of dots between characters or 16 characters in a 5 x 7 dot matrix with 2 columns of space between characters. Figure 2 illustrates the letters B and R in each of these formats. The 5 x 7 dot matrix format appears most desirable for most applications because it gives full alphanumeric capability.

The panel shown in Figure 1, and described here, is designated the 16/18 digit panel. The glow cavity or dot size is .036" in diameter and the dots are arranged on .060" centers (panels are also available on .030" and .040" centers).



Figure 2. DOT MATRIX CHARACTER FORMATS

OPERATION

Figure 3 is an exploded view of the left hand section of a SELF-SCAN panel display. The panel can be thought of as having three basic sections: (1) The "glow scan" section which consists of the scan anodes and the rear side of the cathode strips, (2) The "glow priming" section which consists of tiny apertures in the cathode strips, and (3) The "glow display" section which consists of the display anodes, the center insulating sheet containing the display cavities and the front side of the cathode strips. This structure, with scan and display anode wires orthagonal to the cathodes, is hermetically sealed in a common envelope filled with a low/medium pressure noble gas mixture composed primarily of neon similar to NIXIE® tubes.

Three basic glow discharge phenomena employed in this device are combined to produce the display. The first, glow scan, is the phenomenon where the glow is established at the back side of the reset cathode and is transferred sequentially



Figure 3. SELF-SCAN PANEL DISPLAY EXPLODED VIEW

down the entire length of the panel at the rear of each cathode at a rate of approximately 60 cycles per second. (This would be analogous to the scanning of a CRT if the entire face of the tube were scanned in one sweep.) This glow scan function occurs on the rear side of the panel and is not viewable from the viewing surface. The second phenomenon is glow priming which performs the function of allowing the glow to be drawn from the scan side of the panel to the viewing surface. A glow is established on the rear of the cathodes and transferred down the panel to produce a scanning effect (glow scan). As the glow occurs on the rear of each cathode, metastables diffuse through the tiny glow priming apertures in the cathode and preionize the gas in the display cavity (glow priming). In synchronism with glow scan and glow priming the third phenomenon glow display is employed where front anodes are addressed as desired and a glow is established on the front side of the cathodes in the display cavities and is visible from the viewing surface. During one complete transfer of glow down the scan side of the panel, the glow scan phenomenon occurs and each dot in the desired message is illuminated on the display side of the panel. As the glow is scanned down the complete panel at a rate of approximately 60 cycles per second it follows that the dots drawn through to the viewing surface illuminate and extinguish at a rate which is above the flicker perceptability of the human eye. The result is a high-contrast, steady-state display.

Glow Transfer

As indicated earlier, glow scan is the preferential transfer of the glow discharge from one cathode electrode onto an adjacent cathode to achieve a glow scanning effect on the rear or scan side of the panel. Figure 4 is a combination isometric and schematic drawing, designed to show the scan or rear side of the panel pictorially and the drive electronics schematically. The glow scan function occurs as follows:

1. When the panel is energized current flows between the keep-alive anodes and cathodes and a glow discharge is established in the keep-alive grooves located in the rear plate.

2. In the vicinity of this glow discharge there is a heavy concentration of electrons, ions and metastables.[1] The area around the keep-alive cathodes is open to allow the metastable and charged particles to diffuse into the area of the reset cathode. Two keep-alive cells, located as shown in Figure 4, are employed because the concentration of metastables decreases rapidly with distance. The construction of the reset cathode allows the metastable atoms from the two keep-alive cells to diffuse through the reset tabs into the scan groove area behind the reset cathode. (The glow transfer function occurs only on the rear side of the cathodes.)

3. A three phase clock with a reset phase is used to control the transfer of glow down the panel. To initiate a scan the reset input is brought to ground potential which sets both Q outputs of the J.K. flip-flops to the logical one state and turns on the reset transistor Q_R, which grounds the reset cathode.

4. The 7 scan anodes are connected through limiting resistors to the +250 volt power source. When the reset cathode is grounded, ionization occurs that cover the seven rectangular areas of this single cathode, defined by the intersection of the rear of the cathode strip and seven scan grooves in the rear plate. The glow occurs within a fraction of the 125 usec clock rate at this cathode because of the presence of the metastables which have diffused into the area from the keep-alive cells.

5. After ionization is achieved on the scan side of the reset cathode and the reset pulse is returned to the logic 1 state the first negative transition of the clock pulse advances the J.K. counter. (The timing diagram, Figure 5, shows the sequence of the reset pulse in relation to the clock pulses.) When the J.K. counter advances, the transistor ($Q\emptyset 1$) directly coupled to the phase 1 buss is turned on and the reset transistor is turned off. This means that all cathodes tied to the phase 1 buss (every third cathode) are brought to ground and the reset cathode is returned to +100 volts.

6. During the ionization time of the reset cathode metastable atoms diffused along the anode grooves to the adjacent (number 1) cathode. When the phase 1 cathode is brought to ground, ionization rapidly forms on the rear surface of cathode 1. At the same time ionization is no longer supported at the reset cathode since this electrode was returned to +100 volts. The rapid transfer of the ionization glow from the reset cathode ØR to cathode Ø1 is attributed to the high concentration of priming particles near cathode Ø1. At the same time rapid decay of the particle concentration down the panel length (from previous scan cycle) is such that the glow will only transfer to the nearest or adjacent ground cathode (in this case Ø1) and once ionization occurs at this cathode the anode voltage drops, because of the current flow through the cell, to a level high enough to support ionization at the desired cathode but too low to cause ionization at any other grounded cathode, thus the

[1] Metastables are gas atoms that have been raised to an intermediate energy level from which they cannot return to the ground state without interacting with other particles. If this interaction takes place with an atom of lower ionization energy then the metastable causes this other atom to ionize. In the SELF-SCAN panel display the metastables of an additive gas ionize the neon atoms upon collision.



Figure 4. GLOW SCAN PORTION OF PANEL WITH ELECTRONICS



Figure 5. TIMING DIAGRAM

other grounded cathode in the buss will not support ionization. This concentration decay and anode voltage drop account for the smooth transfer of glow along the rear surface of the cathode.

7. The next clock pulse (Figure 5) advances the J.K. counter, turns off the buss 1 transistor (QØ1) and turns on the buss 2 transistor (QØ2) which resets the Ø1 cathode to +100 volts and grounds the Ø2 cathode (and all other cathodes connected to buss 2).

8. While ionization was present at the Ø1 cathode the concentration of charged particles was heaviest around the adjacent cathodes (ØR and Ø2). When the J.K. counter advanced the Ø1 cathode was reset to +100 volts and the Ø2 cathode was grounded. As the ØR cathode was still at +100 volts ionization could not form on the reset cathode so the glow is formed or transferred to the scan side of the Ø2 cathode.

9. The next clock pulse turns off the buss 2 transistor and turns on the buss 3 transistor (QØ3). Cathode Ø2 is returned to +100 volts and is no longer able to sustain the ionization which transfers to the preionized and now grounded, Ø3 cathode.

10. The timing signals continue to advance the J.K. counter and the cathode busses are sequentially grounded, causing the glow to transfer down the panel. After the glow has transferred to the last cathode in the display the reset pulse again grounds the ØR cathode and scan cycle begins again.

11. The complete scan is accomplished at a rate in excess of 60 cps to ensure a flicker-free display.

The 16/18 digit alphanumeric panel has 112 columns. In order to maintain the 60 cycle refresh rate it is necessary to accomplish one complete scan in 1/60 sec or 16.6ms. If each cathode is scanned within the 16.6ms limit then each cathode strip is "on" for a period of 16.6 ÷ 112 or approximately 150 usec. If it was desired to scan the panel in excess of 60 cycles, say at 70 cycles, then one complete scan would have to be completed at 1/70 sec or 14.2ms. This means the on time of each cathode (in the 112 cathode panel) would be 14.2 ÷ 112 or approximately 125 usec. There is a limit to the amount that frequency can be increased and this is determined by the off time of the cathodes. By referring to Figure 4 you see that Ø1 buss is connected to cathode number 1 and 4. When cathode 1 goes to ground so does 4, however, as described above the glow only appears at cathode 1. When cathode 1 is turned off the glow moves to cathode 2 and the ionization at cathode 1 starts to decay. When cathode 4 goes to ground (and cathode 1) it is imperative that ionization around cathode 1 has reduced below the point where a glow discharge will form again on this cathode or it would cause the scan to malfunction. To ensure a sufficient ionization decay a cathode must remain off for approximately two clock times (approximately 250 usec) before the buss connected to that cathode is grounded again. Increasing the length of the panel above 112 columns has the same effect as increasing the frequency because the larger number of cathodes must be scanned in the same time frame. The increased number of cathodes reduces the cathode on time (and also the off time). If a display much longer than the 16/18 digit panel is required then an adjustment must be made to increase the effective off time of each cathode. The obvious solution is to employ a 60 clock instead of the 3Ø clock shown here. In a 60 clock arrangement every sixth cathode is tied together instead of every third, which means the off time of the cathode is more than doubled and more cathodes can be added without exceeding the "off time" limit.

The cells on the scan side of the panel are designed to have a suitable differential between ionization and sustaining voltage. This margin when a cathode is activated, is necessary to assure that the potential of the scan anodes is reduced below the ionization potential of the remaining grounded cathodes along the display. Thus the display is statically stable and could be operated at nearly any scanning rate provided that power dissipation limits are observed.

Glow Priming

As the glow is scanned down the panel the second phenomenon, glow priming, occurs. It can be illustrated by Figure 6, a cut-away cross sectional view of a SELF-SCAN panel display. This cross sectional drawing depicts one cathode with a glow discharge on the scan side. The scan glow covers the rectangular portion on the scan side of the cathode located beneath each display cavity. Seven tiny glow priming apertures are located through the cathode strips directly behind each display cavity. These tiny, .003 inch, priming apertures are the only connection point between the scan side and the display side of the panel. Although the gas discharge which has transferred to this cathode covers the priming apertures their small size prohibits the glow from leaking through to the display side of the cathode. However metastables produced by this rear glow discharge diffuse through the priming aperture to the viewing cavity and establish a metastable concentration (glow priming) in the viewing cell. This condition exists for all 7 display cells in the column. (In the illustration metastables are represented by dots.) If the display anodes are held at +120 volts the display cells will not ionize and the primed cells will not look any different from unprimed cells. However, if any of the display anodes are connected to the +250 volts through an appropriate limiting resistor then the corresponding primed display cavity will ionize giving bright glow discharge. (This is the condition shown in Figure 6 of the second and fourth from the top, display cells.)

The display cells, much like the scan cells, are designed for a suitable margin between ionization potential and sustaining voltage. The ionization potential is typically close to 200 volts while the sustaining voltage is 150 volts. The internal cell impedance is on the order of 15K ohms. This wide margin between firing and sustaining voltages exists for all unprimed cells. When a display cell is primed its ionization potential is reduced nearly to the sustaining voltage. Therefore the primed display cell will begin to support a glow discharge once its anode is raised slightly above +130 volts (a primed display will ionize typically in approximately 2 usec). The current in a display cell can be increased to a point where the cell voltage drop approaches the ionization potential of unprimed cells.



Figure 6. CROSS SECTIONAL VIEW

Glow Display

Characters are written on the viewing side of the panel by addressing the display anode wires in synchronism with the glow priming ionization present on the scan side of the cathode that intersects the point where the dot is to appear. When this condition exists and the display anode is brought up to +250 volts the metastables that have diffused to the front display cavity allow the gas between the display side of the cathode and the display anode to ionize. This glow display is the third phenomenon utilized in the SELF-SCAN panel display. To accomplish this timing the same clock pulse that controls the glow priming is connected to the character generator and controls the intelligence output of this device (refer to Figure 7, Block Diagram).

The display anodes (these are the anodes located on the front side of the panel, refer to Figure 3) are coupled to the character generator through a level shifting circuit consisting of a drive transistor, a resistor and two diodes. When the character generator indicates a dot is to be displayed, this circuit couples the display anode to the +250 volt power source through a limiting resistor. When the character generator indicates that



Figure 7. BLOCK DIAGRAM

a dot should not be displayed, the circuit clamps the display anode at +120 volts which is below the voltage necessary to either ionize or sustain ionization. When initiating a glow display dot it is necessary to delay the display anode energization until after the glow scan has been transferred to that cathode and the metastables have diffused from the scan surface of the cathode to the viewing cavity. This delay, of approximately 15 usec, is achieved by using a capacitively coupled one shot multivibrator to inhibit the anode drivers for this time period.

Character Generator

The character generator is a monolithic circuit which converts six bits of binary information and a clock pulse into a dot matrix character format made available column by column, seven bits in parallel. The circuit is divided into two functional blocks contained on the same chip: A counter section and a read only memory (ROM).

The ROM and counter are arranged in a 64 x 7 x 7 bit format (64 character) x (7 time positions) x (7 information or display anode outputs) with outputs available time sequentially column by column. The counter section is arranged in a divide by 7 counter configuration that resets to the 7th counter state when the panel reset input is applied. The circuit is designed to produce a logical 1 at all seven anode outputs for the 6th and 7th states of the counter, independent of the data input, which accommodates the two blank columns between characters. (This counter arrangement is for the "standard" alphanumeric panel using a 5 x 7 dot matrix format with 2 columns of space between characters. A divide by 6 counter or a divide by 5 counter is used when other character formats are required.)

Both the ROM and counter are static circuits. Protection is included against excessive charge accumulation and all inputs and outputs are DTL and T^2L compatible.

Before the first positive to negative transition of the clock pulse after the reset pulse is returned to logic 0 (the pulse that transfers the glow from the reset cathode to the first display cathode) the six binary inputs to the character generator must be in the quiescent state and correspond to the character to be displayed in the first character position at the left side of the panel. These inputs must remain in a quiescent state during the first five clock periods. As each clock pulse is applied a new set of data is generated at the outputs of the character generator. This data corresponds to appropriate bit patterns for the character corresponding to the code at the data inputs. The six binary input lines can be changed any time after the sixth pulse is applied. During these two 6th and 7th clock pulses the outputs of the character generator are automatically programmed to provide a blank in the display. The data inputs must be updated before the first clock pulse of the next character position.

Input Data Sources

The input data presented to the character generator must appear in a serial-by-word, parallel-by-bit format (see timing diagram). A typical data source with this format would be six 16-bit shift registers which operate in parallel, or the multiplexed outputs of a parallel type circuit.

FUTURE DEVELOPMENTS

The SELF-SCAN panel displays provide a combination of the best advantages of many readouts without their drawbacks: The high contrast in-plane readout of gallium arsenide diodes without the fixed cost per digit, the large number of character positions and graphic capability of a CRT without the cumbersome bulk, and the slim shape of a plasma panel without the costly addressing electronics, are but a few of the advantages inherent to the SELF-SCAN panel display.

SELF-SCAN panel displays have opened a new chapter in display technology. The future of this type display is boundless and only limited by the designer's imagination. An amazing flexibility and simplicity of design mean that many new applications will be generated. Some of the foreseeable advancements in panel technology are described below, listed in their probable order of occurance.

Large Panels. Displays are already available to complement the existing line of panels. The 256 position panel recently announced has 8 rows with 32 character positions per row. This display will be followed by a single row 32 character display and a single row 80 character display. In the future the 32 and 80 character displays will be built in multirow models. It is predictable that displays can increase to wall size proportions.

Greater Density of Dots. Panels are presently available with dots on .060 inch centers (16 dots per inch), .040 inch centers (25 dots per inch), and .030 inch centers (33 dots per inch). As technology advances dot density will increase, and it is expected that panels density will increase to make full graphic desktop size display feasible.

Gray Scale. Laboratory models have been built which provide variable intensity for the individual dots within a display. The refinement of this feature combined with greater dot density will satisfy the growing need for panels with a complete graphics capability.

Color. Laboratory prototypes with different colors and combinations of different colors in the same cell have already been constructed to prove the feasibility of this type display. Panels with this feature will satisfy many requirements which can now only be satisfied with CRT's with complex drive electronics.

Burroughs

For further information contact your nearest Burroughs representative or sales engineer, or write:
Burroughs Corporation, Electronic Components Division, Box 1226, Plainfield, New Jersey 07061
Tel. (201) 757-3400